BPMN Working Group

Concurrent Engineering Chip Design Process

• Concurrent Engineering Model (with Error Intermediate Events)
• Concurrent Engineering Model (with Message Intermediate Events)
• Concurrent Engineering Model (with Interruption Intermediate Events)
• Concurrent Engineering Model (with Message Intermediate Events and expanded Sub-Processes)